The watchdog fault counter of system chip does not work as expected. During the failsafe logic test, the watchdog fault detection and error counter are tested. Therefore, some incorrect watchdog data is sent to the system chip to provoke an increment of the watchdog error counter. If the incorrect data is not detected, then this error is set.?